GML_48KHZ 155 sound/pci/echoaudio/gina24_dsp.c control_reg = GML_CONVERTER_ENABLE | GML_48KHZ; GML_48KHZ 195 sound/pci/echoaudio/gina24_dsp.c clock = GML_48KHZ | GML_SPDIF_SAMPLE_RATE1; GML_48KHZ 150 sound/pci/echoaudio/layla24_dsp.c err = write_control_reg(chip, GML_CONVERTER_ENABLE | GML_48KHZ, GML_48KHZ 191 sound/pci/echoaudio/layla24_dsp.c clock = GML_48KHZ | GML_SPDIF_SAMPLE_RATE1; GML_48KHZ 154 sound/pci/echoaudio/mona_dsp.c control_reg = GML_CONVERTER_ENABLE | GML_48KHZ; GML_48KHZ 260 sound/pci/echoaudio/mona_dsp.c clock = GML_48KHZ | GML_SPDIF_SAMPLE_RATE1;