ICH_PRIE          175 sound/pci/intel8x0.c #define   ICH_PRIE		0x00000010	/* primary resume interrupt enable */
ICH_PRIE          122 sound/pci/intel8x0m.c #define   ICH_PRIE		0x00000010	/* primary resume interrupt enable */